INTRODUCTION
Continuous shrinking of channel length (Lc) in silicon CMOS devices to increase performance has led to the development of non-planar devices. Nanowire based FieldEffect-Transistors (FET) are an attractive candidate in this area due to better electrostatic gate control. Recently many experimental groups have demonstrated fabrication of silicon nanowire (SiNW) transistors of diameters even down to 3nm [1, 2, 3, 4, 5] .
To understand the working of such small devices it is important to have proper theoretical model which encapsulates quantum transport mechanisms. A critical element in the model is the representation of the device in an atomistic TightBinding (TB) model [6] , which understands the finite number of atoms in the structure, their local arrangement with details such as strain distribution and disorder [7, 8] . A full 3D atomistic quantum transport model [9, 10, 11] can provide the device characteristics, however, this model is computationally time consuming [12] . Recently, a 2D top of the barrier (ToB) atomistic quantum transport model [13, 14, 15] has been used for speedy simulation and analysis of SiNW FET device characteristics, which provides significant insight. However, to use the ToB model reliably, it is essential to understand the device regime where this model is valid.
In this work, the range of validity of 2D Top of the barrier atomistic quantum transport model is evaluated with a full 3D and atomistic model. Figure 1 shows that ToB inherently misses the channel length dependence; however, it can fetch accurate and fast results for long channel ballistic transistors. We observe a deviation in ToB vs. full 3D results as channel length is reduced. This difference is mostly attributed to the source/drain tunnelling current due to shrinking of the barrier width. Finally we also provide a rule of thumb for the valid simulation domain for SiNW FET devices where ToB model can be used faithfully. We also provide a comparison of compute times for the full 3D and the 2D ToB model. 
II. APPROACH
Simulation Procedure: First a full 3D atomistic ballistic simulation [9, 10, 11, 16, 17, 18] is performed for gate-allaround (GAA) rectangular n-type SiNW FETs with a given cross-section width (W) and height (H), keeping W/H = 1, (Fig.2a) using OMEN [17, 18] for different gate lengths (Lc). The channel orientation is also specified for the FETs. 3D I D -V G simulations are done for low and high drain biases (V DS ). From these I D -V G curves DIBL is extracted. Using this DIBL value 2D I D -V G are simulated for exactly the same devices, using the ToB model to account for different 'channel lengths' (Fig. 2b) .
Simulation environment and devices: Square silicon nanowire FETs with cross-section size of 3.1 nm (W) X 3.1 nm (H) and Tox of 2nm are simulated using the 3D model for two different drain biases of V DS = 0.05V (low) and 0.6V (high). Different channel lengths of 4, 7, 10, and 15 nm have been simulated with [100] and [110] channel orientations.The source/drain extension is 10nm with1e20cm -3 n-type doping. Exactly the same device structures are then simulated using the 2D ToB model.
III. RESULTS & DISCUSSION
Source/Drain tunnelling current: Figure 1 shows that I D -V G from ToB is in good agreement with the 3D OMEN result at low V DS, without any DIBL compensation, for Lc = 10nm. The deviation at shorter Lc can only be attributed to S/D tunnelling current [19, 20] under ballistic condition, which is not included in the ToB model. Fig.3a Figure 4 . and insets of Fig.5 and Fig.6 show that the source to channel barrier reduces as V GS increases. This decrease is stronger for smaller Lc (Fig.4) . ToB shows a strong deviation from 3D I D -V G results since the source to channel barrier becomes much smaller than the KT/q limit and causes an excessive S/D tunnelling current to flow. Thus, existence of proper source to channel barrier is important for ToB to match 3D results.
Longer Lc devices: To obtain the device regime where ToB provides reliable results, it is important to understand the effect of gate and drain electrostatics on the source to channel barrier. Figure 5 shows that ToB provides good agreement to 3D results for Lc = 15nm (long channel) in the OFF-state since the S/D barrier is well defined at low V GS & high V DS and also the tunnelling current is minimal due to longer Lc. However, in the ON-state ToB current is smaller compared to 3D under high V GS and V DS . As V GS increases, the S/D barrier decreases, as a result carriers injected at the source side are no more reflected by the barrier. To ensure charge neutrality in the source, the electrostatic potential on the source side (φ sc ) decreases allowing more carrier injection causing an artificial increase in the ON-current. This is an artifact of the ballistic approximation that is not captured in ToB model and explains why the full 3D OMEN ON-current is larger at high V GS (Fig.5  & 6 )
Shorter Lc devices: As Lc decreases the drain bias starts to reduce the S/D barrier width (DIBT*) [20] (Fig.6 inset) (Fig.5) since the S/D barrier is not well defined and is below the thermal KT/q limit (Fig.4) . Absence of a clear S/D barrier makes ToB inapplicable to short Lc devices. As a quantitative estimate for tunnelling current rate (R TUN ) (in the OFF-state) eqn. 1 is used:
where, J 3D , J ToB are currents from 3D and ToB simulations, respectively. Figure 7 shows that at I OFF , tunnelling rate (R TUN ) increases dramatically with decreasing Lc , with [110] devices showing worse short channel effects (SCE) compared to [100] devices [19] .
Computational Speedup: One advantage of using the ToB lies in the reduced compute time compared to the full 3D OMEN atomistic quantum transport simulation. For square (W/H = 1) SiNW FETs, with longer Lc (Lc >= 5*W) devices 1 self-consistent Schrodinger-Poisson iteration time for 3D simulation goes as W n3D, with n3D = 5.63, whereas for 2D ToB it goes as W n2D ,with n2D = 2.82, on a single CPU (Fig. 8) . W is the silicon cross-section width (Fig.2a) . The simulated devices have 1nm GAA oxide. Table II (next page) shows the actual compute times for both the models and the speedup obtained as a function of W for SiNW FETs. Speedup is defined by eqn.2. λ (eqn. 3) is the ratio of time intercepts for 3D and 2D simulation time (Fig. 8) . Value of λ in Fig.8 is around 51. Speedup of 2D ToB simulations increases rapidly as W increases making it a very attractive model for device (Table I ). The full 3D OMEN transport model is now deployed on nanoHUB.org [18] and readers can duplicate our simulation results for small diameter silicon nanowire FETs. The ToB model used in this work is also released as a part of the existing Bandstructure Lab [21] on nanoHUB.org. 
